)	
0	_
.00	==~
-	
-	
' '	===
_	_
-	=0

10/084789 11/084789

PATENT NUMBER and ISSUE DATE

U.S. UTILITY Patent Application

	APPL NUM 10084789	FILING DATE 02 25 2002	CLASS 327	SUBCLASS	GAU 2816	1	EXAMINE	R	$\overline{1}$
1	"APPLICANT			<u> </u>	2010		<u> </u>) 	=
	HITEIOANI	S. Endony	asaki						
	1								
П	•								
\parallel									-
П	**CONTINUING	G DATA VERIFIED):						
П									
$\ $									
li									
		PPLICATIONS VEI							
	JAPAN P2001 (050433 02/26/2001							
L									
	PG-PUB DO NO	OT FUBLISH 🗖		RESCIN					_
	oreign priority blain 5 uSC 113 conditio		ves es, L			ATTORNE	Y DOCKET	NO	7
<u> [</u>	ferified and Acknow	edged Examiners sint	a-s			450100-00			
$ \mathbb{L}$	TILE : Delay loo	ck loop circuit, vara	ible delay	circuit, and re	cording	signal com	pensating ci	rouit <u>Projektuseed s</u> a	إ
					/				
				· <u></u>					

NOTICE OF ALLOWANCE MAILED			CLAIMS ALLOWED					
		Assistant Examiner	Total Claims		Print Claim for O.G			
ISS	UE FEE			DRAWING				
Amount Due	Date Paid	7	Sheets Drwg.	Figs.Drwg.	Print Fig.			
	<u></u>	Primary Examiner						
TERMINAL		PREPARED FOR ISSUE	Application Examiner					
	DISCLAMER	WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.						